Chapter 15: Arithmetic Library
15–39
The block accepts from one to four groups of inputs A , B , C , coef_sel to multipliers.
Each set of inputs depends on the parameters you select.
You can select input scan chaining for A inputs only. This feature requires you to
enable all input registers. For Stratix V devices, it is available in 18-bit modes only.
Enable input scan only when you disable preadder. For Arria and Cyclone V devices,
in 18-bit modes input you can combine the scan chain with the preadder. For 27-bit
modes, enable it only when you disable the preadder.
You can optionally add or subtract the results of the second and forth multipliers from
the result. You can control the operation dynamically by enabling a special control
input. The block subtracts the first operand from the second.
For the configurations with input data widths less than 27 (more than 18 in case of one
multiplier) and at most two multipliers the chaining and accumulation feature is
available.
You can dynamically negate the result of multiplications and additions before passing
to accumulation.
Control the accumulation using the special control input. When the accumulation
control port is low, load a rounding constant into an accumulator. Otherwise, the
block loads 0.
When available, enable the output chaining using chainin and chainout ports. The
chainout port on one block can only feed the chainin on another.
The block exposes up to three enable signals. Each register can chose between any of
these enable signals.
The block has two dedicated asynchronous clear signals: aclr0 for input registers,
aclr1 for output registers.
Parameters
Table 15–59 shows the basic structure parameters.
Table 15–59. basic Structure Parameters
Name
Device Family
Value
Arria V
Cyclone V
Description
Specifies the target device family.
Stratix V
Specifies whether the block operates in one of the separately treated
25x18 Complex Mode
modes (25x18 Complex, 18x18+38 modes). For these modes the set
Use block for
Number of Multipliers
18x18+36 Mode
Other Modes
1, 2, 3, 4
of inputs provided for the block differs from the general pattern used
for the other blocks.
The 25x18 Complex Mode is available only for Stratix V devices.
Specifies the number of multipliers. The 3 and 4 options are valid for
Stratix V devices only.
For Stratix V devices only, you can configure the block to operate in 25x18 complex
mode. In this mode, the block accepts real and imaginary components of two complex
operands and outputs real and imaginary components of the multiplication result
separately.
November 2013
Altera Corporation
DSP Builder Handbook
Volume 2: DSP Builder Standard Blockset
相关PDF资料
IR11662SPBF IC CNTROL SMART RECTIFIER 8-SOIC
IR1166STRPBF IC MOSFET DRIVER N-CH 200V 8SOIC
IR11672ASPBF IC MOSFET DRIVER 200V 8-SOIC
IR1167ASTRPBF IC SMART SECONDARY DRIVER 8-SOIC
IR11682STRPBF IC MOSFET DRIVER DUAL 200V 8SOIC
IR1168SPBF IC MOSFET DRIVER DUAL 200V 8SOIC
IR1176STR IC DRIVER RECT SYNC 5V 4A 20SSOP
IR2010SPBF IC DRIVER HIGH/LOW SIDE 16SOIC
相关代理商/技术参数
IP-TRIETHERNET 功能描述:开发软件 Triple Spd Ethernet MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IP-TRIETHERNETF 功能描述:开发软件 3x Spd Ethernet MAC MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPTV-OPTION-INS970 制造商:3M Electronic Products Division 功能描述:IPTV OPTION FOR INS970
IPU039N03L G 功能描述:MOSFET N-CH 30V 50A 3.9mOhms RoHS:否 制造商:STMicroelectronics 晶体管极性:N-Channel 汲极/源极击穿电压:650 V 闸/源击穿电压:25 V 漏极连续电流:130 A 电阻汲极/源极 RDS(导通):0.014 Ohms 配置:Single 最大工作温度: 安装风格:Through Hole 封装 / 箱体:Max247 封装:Tube
IPU039N03LG 制造商:INFINEON 制造商全称:Infineon Technologies AG 功能描述:OptiMOS?3 Power-Transistor Features Fast switching MOSFET for SMPS
IPU039N03LGXK 制造商:Infineon Technologies AG 功能描述:Trans MOSFET N-CH 30V 50A 3-Pin(3+Tab) TO-251
IPU04N03LA 功能描述:MOSFET N-CH 25V 50A IPAK RoHS:否 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds(最大)@ Id, Vgs @ 25° C:180 毫欧 @ 9A,10V Id 时的 Vgs(th)(最大):4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件
IPU04N03LA G 功能描述:MOSFET N-CH 25V 50A IPAK RoHS:是 类别:分离式半导体产品 >> FET - 单 系列:OptiMOS™ 标准包装:1,000 系列:MESH OVERLAY™ FET 型:MOSFET N 通道,金属氧化物 FET 特点:逻辑电平门 漏极至源极电压(Vdss):200V 电流 - 连续漏极(Id) @ 25° C:18A 开态Rds(最大)@ Id, Vgs @ 25° C:180 毫欧 @ 9A,10V Id 时的 Vgs(th)(最大):4V @ 250µA 闸电荷(Qg) @ Vgs:72nC @ 10V 输入电容 (Ciss) @ Vds:1560pF @ 25V 功率 - 最大:40W 安装类型:通孔 封装/外壳:TO-220-3 整包 供应商设备封装:TO-220FP 包装:管件